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Abstract—An optical packet switch (OPS) is called performance 
guaranteed if it can achieve 100% throughput with bounded 
packet delay. Presently, high speedup requirement and large 
packet delay are two main disadvantages in designing 
performance guaranteed OPS. Survivability is another important 
issue that must be considered for real OPS implementations. In 
this paper, we propose a two-layer parallel OPS architecture 
together with an efficient scheduling scheme to address all the 
above issues. The tradeoff between speedup and packet delay 
under this new parallel architecture is also formulated to provide 
more design flexibility. Compared to the single-layer OPS, our 
proposed solution can simultaneously reduce both speedup and 
packet delay. For example, a delay of 4δN slots can be achieved 
with a speedup of 2 in our solution (where N is the switch size 
and δ is the switch reconfiguration overhead), whereas the single-
layer OPS needs a speedup of 6 for a delay of 7δN slots. We show 
that this significant improvement benefits from a careful overall 
design rather than simply adding an extra switching layer. 
Keywords-Optical packet switch (OPS); parallel switching; 
performance guaranteed scheduling;  reconfiguration overhead. 
I.  INTRODUCTION 
Optical packet switch (OPS) is receiving significant 
attention in recent years. This is mainly due to two reasons. 
First, the explosion of Internet traffic calls for high line rate, 
huge capacity and scalable switches, and OPS meets these 
requirements very well. Second, the recent progress of optical 
transmission and switching technologies provides a solid 
foundation for OPS implementation [1-4]. 
A typical electronic-buffered OPS switch architecture is 
shown in Fig. 1. Assume time on each input/output line is 
slotted such that each time slot can accommodate a single 
packet. When the incoming packets arrive, they are first 
buffered in the VOQs (virtual output queues [5]) at each input 
port. For every pre-defined T time slots, the buffered packets 
form an N×N traffic matrix C(T) where N is the switch size. 
Each entry cij of C(T) denotes the number of packets received 
at input i and destined to output j. C(T) is called admissible if 
each of its lines (rows or columns) sum to at most T. In this 
paper, we only consider admissible traffic patterns. Packets in 
C(T) are then scheduled for transmitting across the switch. The 
associated scheduling algorithm follows the batch-based TSA 
(time slot assignment) approach. A scheduling algorithm is 
called performance guaranteed if it can achieve 100% 
throughput with bounded packet delay for any admissible 
traffic matrix. 
Unlike electronic switches, most OPS need relatively long 
time to change their cross-connection states, during which no 
packets can be sent across the switch. This reconfiguration 
overhead time can range from nanoseconds to milliseconds 
depending on the particular optical switching technology 
adopted [1-4]. To accommodate the reconfiguration overhead, 
the switch fabric must operate at a speed higher than the 
individual input/output line rates in order to be non-blocking. 
This speedup (the ratio of the internal transmission rate to the 
external line rate) is to compensate for both the idle time 
introduced by the reconfiguration overhead and the possible 
scheduling inefficiency introduced by the scheduling algorithm 
[6-9] (also refer to Section II). In general, a higher speedup 
produces a lower packet delay, at the expense of higher 
bandwidth cost. 
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Fig. 1.  A scalable high speed optical packet switch. 
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Recently, several ingenious algorithms are proposed to 
schedule OPS traffic with guaranteed performance [6-9]. MIN 
[6] and αi-SCALE [9] can minimize the packet delay (by using 
only the minimum number of N configurations to schedule the 
traffic), but they require a very high speedup. DOUBLE [6] 
and ADAPTIVE [8] reduce the speedup requirement by 
slightly sacrificing the delay performance (i.e. requiring more 
configurations for scheduling). The tradeoff relationship 
between speedup and delay is mathematically formulated in 
[8]. It gives additional insights in designing new scheduling 
schemes. 
All the scheduling algorithms mentioned above are based 
on the switch architecture shown in Fig. 1, which consists of a 
single switching layer. Since the OPS switch fabric is 
responsible for huge volume of data transmission, survivability 
is of paramount importance. To avoid the possible failure of 
the single layer switching, we construct a two-layer switch 
architecture by adding another switching layer as shown in Fig. 
3. Against the conventional wisdom of dedicating one layer as 
backup, we propose a new scheduling scheme to utilize the 
additional switching layer for packet transmission too. 
 In particular, the two layers work alternatively in switching 
and reconfiguration phases. In contrast to its single-layer 
counterpart, the two-layer OPS switch can simultaneously 
reduce speedup and packet delay (refer to the example in Part 
B of Section III). We show that all the aforementioned 
advantages are not simply due to adding an extra layer of 
switching hardware, but rather a careful overall design on the 
scheduling scheme. 
In case of single-layer failure, the proposed two-layer 
switch architecture degenerates into a single-layer switch. So it 
can still achieve 100% throughput but with an increased 
bounded delay. 
II. SINGLE-LAYER OPS SWITCH ARCHITECTURE 
The scheduling procedure in the single-layer OPS can be 
divided into four stages [6-9], as shown in Fig. 2. In Stage 1, 
incoming packets are accumulated in the input VOQ buffers 
over T time slots to construct the traffic matrix C(T). Assume 
that C(T) is admissible. The scheduling algorithm (such as 
ADAPTIVE [8]) takes H time slots in Stage 2 to generate NS 
configurations P1, …, PNS to cover 1  C(T). Configuration 
Pn={p(n)ij} is an N×N matrix with at most a single “1” in each 
line. p(n)ij=1 indicates that a packet can be sent from input i to 
output j in one slot; p(n)ij=0 otherwise. In Stage 3, the switch 
fabric is reconfigured according to these NS configurations. An 
internal speedup S1 is applied to ensure that this stage occupies 
only T (regular) slots. After the speedup is applied, the switch 
holds each Pn for φn compressed slots (each of which has a 
shorter duration than a regular slot) for packet transmission. 
Throughout this paper, “compressed slots” refers to the slots in 
the transmission phase in Stage 3, whereas “slots” refers to 
regular slots. Finally in Stage 4 packets are sent onto the output 
lines from the output buffers (in T slots). 
                                                        
1 C(T) is covered by a set of configurations P1, …, PNS, each weighted by 
a non-negative integer φ1, …, φNS, if and only if ∑NSn=1φn p(n)ij≥ cij for any 
i,j∈{1, …, N}. Note that Pn ={p(n)ij}. 
From the tagged packet shown in Fig. 2, we can see that the 
bounded delay of any packet is 2T+H slots. Assume each 
switch reconfiguration consumes δ slots. Since δNS slots must 
be used to reconfigure the switch for NS times, T>δNS must be 
satisfied. Besides, since only T-δNS slots are left for 
transmitting C(T) in Stage 3, a speedup factor denoted by 
Sreconfigure=T/(T-δNS) is necessary to compensate solely for the 
idle time caused by the reconfiguration. At the same time, the 
scheduling algorithm may underutilize the bandwidth provided 
by the configurations, i.e. producing many empty slots [6, 8]. 
As a result, another speedup factor, Sschedule= (1/T)∑NSn=1φn, is 
required to compensate for the inefficient scheduling. The 
overall internal speedup S1 is then given by 
schedulescheduleereconfigur1 SNT
TSSS
Sδ−
=×= .             (1) 
Because the packet delay is bounded by 2T+H, a large 
batch size T results in a large packet delay. Note that T>δNS. 
Reducing NS can reduce this delay (since T can be smaller). But 
it usually leads to a large Sschedule [6, 8] (also refer to Appendix 
A). Besides, the overall speedup S1 in (1) involves another 
factor Sreconfigure, which can make the value of S1 even larger. 
III. TWO-LAYER PARALLEL SWITCH ARCHITECTURE 
The two-layer parallel OPS switch architecture shown in 
Fig. 3 can be used to reduce speedup. Intuitively, following the 
scheduling procedure in Fig. 2, the original C(T) can be equally 
divided into two sub-matrices (each with entries cij´=cij/2) 
before scheduling is carried out. Then each sub-matrix is fed 
into a dedicated switching layer for simultaneous packet 
transmission. Compared with the single-layer architecture, the 
required speedup might be halved because the packets to be 
transmitted in Stage 3 are halved in each switching layer. 
However, since the batch-size T is not changed and Sreconfigure in 
(1) still needs to be considered, packet delay (i.e. 2T+H) cannot 
be reduced and the resulting overall speedup is still high. 
We propose to use the two switching layers in Fig. 3 
alternatively for packet transmission instead of simultaneously. 
That is, in Stage 3 of Fig. 2, one layer is transmitting packets 
(in switching phase) while the other layer is being reconfigured 
(in reconfiguration phase). The amount of time spent in each 
phase is the same and equal to δ slots, which is the time 
overhead for one reconfiguration. Fig. 4 shows the timing for 
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Fig. 2.  Optical packet switch scheduling stages.
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the two layers operating in parallel. Let NS denote the total 
number of configurations required in this two-layer OPS 
architecture. For simplicity, assume NS is an even number such 
that it can be evenly divided between the two switching layers. 
From Fig. 4, we can see that the superimposed schedule of the 
two layers contains no idle periods for switch reconfiguration 
(compared to Fig. 2). In other words, the proposed two-layer 
OPS mimics the performance of a single-layer OPS without 
reconfiguration overhead, i.e. δ=0. Therefore, the overall 
internal speedup should be solely determined by Sschedule. 
A. Overall Internal Speedup 
Based on the work in [8], we show in Appendix A that any 
admissible traffic matrix C(T) can be covered by NS 
configurations, each weighted by φ n=T/(NS-N). The total 
number of compressed slots required for transmitting C(T) in 
Stage 3 of Fig. 2 is then equal to ∑NSn=1φn=NST/(NS-N).  
In our proposed parallel architecture, we first decompose 
C(T) into NS configurations in the same way as mentioned 
above. Define the traffic accumulation time T (or batch size) as 
follows: 
SNT δ=  or 
SN
T
=δ .                             (2) 
Compared to the single-layer architecture, the constraint of 
T>δNS is removed and the batch size T is reduced to δNS. By 
allocating the NS configurations alternatively to the two 
switching layers, each layer is responsible for NS/2 
configurations. Note that the internal speedup can shorten the 
packet transmission time but not the time required for 
reconfiguration. From Fig. 4, each switching phase lasts for δ 
slots, which must be able to accommodate φn=T/(NS-N) 
compressed slots. Therefore according to (2), the overall 
internal speedup S2 for the two-layer architecture is given by 
NN
NNNNNNTS
S
SSS
−
+=
−
=
−
= 1)()(2 δ
δ
δ .        (3) 
According to (8) in Appendix A, S2 in (3) is indeed the 
same as Sschedule. Comparing with (1), it is clear that the factor 
Sreconfigure=T/(T-δNS) is removed from the overall internal 
speedup expression. This results in smaller speedup and shorter 
delay than the single-layer architecture. 
B. Packet Delay Bound 
 From Fig. 2, packet delay is bounded by 2T+H slots. 
Assume that the algorithm’s execution time H is the same for 
both single-layer and two-layer architectures. Then the delay 
is determined only by T. We can further reduce the packet 
delay bound by slightly modifying the scheduling procedure in 
Fig. 2 to allow pipelined algorithm execution (Stage 2) and 
packet transmission (Stage 3), as discussed below. 
Among the NS configurations constructed according to 
Appendix A, the N configurations for scheduling the residue 
matrix B can be any N configurations as long as they can 
cover every entry of an N×N matrix. Therefore, these N 
configurations can be pre-defined offline. It implies that Stage 
2 (algorithm execution) and Stage 3 (packet transmission) in 
Fig. 2 can be partially overlapped (or pipelined) in time. As a 
result, even if the scheduling algorithm is still running (for 
calculating the rest NS-N configurations), packet transmission 
based on the N pre-defined configurations can take place in 
parallel, as shown in Fig. 5. 
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The same pipelining mechanism can also be applied to the 
two-layer OPS. We adopt the similar scheduling procedure as 
that in Fig. 2, but the two switching layers are synchronized in 
Stage 3 (packet transmission) as shown in Fig. 4. Let D and TO 
denote the total packet delay and the overlapped time between 
Stages 2 and 3, respectively. We have 
D=T(traffic accumulation)+H(algorithm execution) 
 +T(traffic sending)-TO(overlap between Stages 2 & 3) 
=2T+[H-δN]+ =2δNS+[H-δN]+                                    (4) 
where [H-δN]+=max{0, H-δN}. Equation (4) indicates that if 
the scheduler runs fast enough such that H≤δN, then the 
packet delay can be as small as D=2T=2δNS time slots. To 
consider the worst case, we assume H>δN. Therefore, (4) can 
be simplified as 
NHND S δδ −+= 2 .                            (5) 
Rearranging (3), we get 
N
S
SNS 



−
=
12
2 .                                (6) 
Combining (5) and (6), we have 
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S
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2 .         (7) 
Equations (3)-(7) govern the interplay among parameters 
NS, S2 and D in the proposed two-layer architecture. For 
example, let NS=2N and H=δN. From (3) the overall internal 
speedup is S2=2, and from (7) the packet delay is 
D=3δN+H=4δN. In comparison, for the original single-layer 
architecture, if NS=2N and ADAPTIVE [8] or DOUBLE [6] 
algorithm is used, a delay of 7δN can be achieved with an 
overall speedup of S1=6. Both speedup and delay are much 
lower in our proposed parallel scheduling scheme. 
Particularly, equation (7) formulates the tradeoff between 
speedup and packet delay for the two-layer OPS. It provides 
additional design flexibility for OPS switches. 
C. Buffer Size 
Refer to the two-layer OPS shown in Fig. 3. Let L be the 
number of bits arrived at a single input port during a slot time. 
Since the packet delay is 2δNS+[H-δN]+ slots, (2δNS+[H-
δN]+)L bits of data buffers are required for each VOQ. As a 
result, (2δNS+[H-δN]+)LN2 bits are required for all the VOQ 
buffers at the input ports. 
At the output ports, the OQ buffers (output queues [5]) 
need to store packets arrived over 2δNS slots. Thus 2δNSL bits 
are enough for each output port. In total, 2δNSLN bits are 
required for all the OQ buffers. 
D. Flow Order 
We define the flow order as the packet sequence in the 
same flow, where a flow refers to the packets coming from the 
same input port i and destined to the same output port j. Our 
goal is to keep the flow order unchanged before and after 
switching. However, two different flows may interleave with 
each other. 
As shown in Fig. 4, the two switching layers work in 
switching and reconfiguration phases alternatively, and at any 
time instant, there is only one layer in switching phase. In 
other words, the two layers transmit packets in a Round Robin 
manner. Assume that the demultiplexers/multiplexers in Fig. 3 
cooperate with the crossbars in the same Round Robin manner 
(i.e. they always connect the corresponding buffers to the layer 
working in the switching phase). Obviously, the flow order 
will not be changed. This eliminates the need of reordering 
packets at the output ports. 
E. Discussion 
More than two parallel switching layers may be considered 
to further reduce speedup and delay for OPS switches. Here, 
we would like to highlight some possible side effects: 1) the 
hardware cost and the size of the OPS fabric may be greatly 
increased, especially when N is large; 2) more than one 
switching layer will transmit packets simultaneously, causing 
packet out-of-order problem, which will further complicate the 
buffer design; 3) the speedup may not be reduced as cost-
effectively as changing from single-layer to two-layer.  
To illustrate the last point, assume that electronic buffers 
are used at VOQs/OQs of an OPS switch. Then speedup 
affects the reading/writing frequency on the buffers. Our 
proposed two-layer scheduling scheme can intelligently utilize 
the idle time originally occupied by switch reconfigurations. If 
more than two switching layers are used, packet delay can be 
reduced. But we may not be able to further cut down the 
operation frequency on the buffers (i.e. speedup), because our 
proposed scheme has already fully utilized all the idle time for 
switch reconfigurations. 
IV. SURVIVABLE OPS SWITCH DESIGN 
Based on the two-layer parallel architecture shown in Fig. 
3, we can design a survivable OPS switch fabric. Here, 
survivability means that performance guaranteed scheduling 
can be sustained in case of single-layer failure, possibly with a 
longer bounded packet delay. In fact, if one of the two 
switching layers fails, the switch fabric becomes a single-layer 
switch as that in Fig. 1. In this case, we can still utilize the time 
overlap (see Fig. 5) between Stage 2 (algorithm execution) and 
Stage 3 (packet transmission) to achieve a shorter delay time 
than that in [8]. 
A closer look on single-layer failure reveals that instead of 
using T=δNS defined in (2), the batch size T has to be increased 
(T>δNS), and Sreconfigure cannot be removed from equation (1). 
This potentially increases both speedup and delay. In addition, 
larger buffer size is required due to the longer packet delay. 
To design a survivable OPS switch, we need to address the 
above issues. Generally, the increase in buffer size can be 
easily solved by adding extra backup memory, and this does 
not increase the hardware cost much. But the increase in 
speedup may significantly boost the bandwidth cost. So, in 
case of single-layer failure, we propose to delay the traffic for a 
longer time instead of increasing the speedup. This can be 
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achieved using the following modified ADAPTIVE algorithm. 
Please refer to Appendix B or [8] for the original ADAPTIVE. 
Assume that a two-layer OPS switch originally runs at a 
speedup of S2, and we wish to run it at the same speedup 
(S1=S2) when a single-layer failure is detected. Further assume 
that the values of S2, δ and N are given. We modify the 
objective of ADAPTIVE to find a suitable schedule satisfying 
S1=S2. For simplicity, we only provide the steps for modifying 
ADAPTIVE. Refer to Appendix B. We first substitute (10) into 
(11) and solve equation (11) to get a suitable value of T. This 
batch size T also determines the required buffer size and the 
packet delay. Then we substitute T into (10) to calculate NS. 
After NS and T are determined, we can construct the NS 
configurations according to the steps given in Appendix A.  
V. CONCLUSION 
We proposed a new two-layer parallel switch architecture 
and the corresponding scheduling scheme to reduce speedup 
and packet delay in OPS switch fabrics. The two switching 
layers in the parallel architecture work in switching phase and 
reconfiguration phase alternatively, so that the switch fabric 
can make full use of the time for packet transmission. By 
carefully devising the scheduling scheme, both speedup and 
packet delay are greatly reduced as compared with the single-
layer counterpart. The tradeoff relationship between speedup 
and delay was also mathematically formulated. This provides 
more flexibility for practical designs. In addition, we showed 
that the proposed scheme is survivable. It can sustain 
performance guaranteed scheduling in case of single-layer 
failure, albeit with a longer bounded packet delay. 
APPENDIX A        DECOMPOSING THE TRAFFIC MATRIX 
Sschedule=(1/T)∑NSn=1φn discussed in Section II is used to 
compensate for the algorithm’s scheduling inefficiency. It is 
determined only by the algorithm and is irrelevant to the 
specific switch architecture adopted. In this appendix, we 
discuss how to decompose C(T) into NS configurations, and the 
relationship between Sschedule and NS is also formulated. 
For a given admissible N×N C(T), we use T/(NS-N) to 
divide it and separate it into a quotient matrix A and a residue 
matrix B: C(T)=[T/(NS-N)]×A+B. Since each line of C(T) sum 
to at most T, the maximum line sum of A is at most NS-N. As a 
result, A can be covered by NS-N configurations, which can be 
obtained by performing edge-coloring [10] on the bipartite 
multigraph of A [7, 8]. At the same time, all the entries in B are 
not larger than T/(NS-N). So, B can be covered by any N non-
overlapping configurations (i.e. any two of them do not cover 
the same entry), with each weighted by T/(NS-N). In total, 
C(T) can be covered by (NS-N)+N=NS configurations, each 
weighted by φ n=T/(NS-N). Consequently, Sschedule can be 
formulated as 
NN
NN
NN
T
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S
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111
1
schedule φ .         (8) 
APPENDIX B        ADAPTIVE ALGORITHM [8] 
ADAPTIVE algorithm [8] is designed for the single-layer 
OPS given in Fig. 1, with the scheduling stages shown in Fig. 
2. Given the values of T, N and δ, ADAPTIVE determines the 
best NS value to minimize the required overall speedup S1. In 
particular, ADAPTIVE also uses the steps in Appendix A to 
decompose C(T) and construct the NS configurations. 
Substituting Sschedule in (8) into (1), we have 
))((schedule1 NNNT
TNS
NT
TS
SS
S
S −−
=
−
= δδ .         (9) 
Solving the equation 01 =
∂
∂
SN
S  for NS, we get 
NTNNS λδ == , where N
T
δλ = .             (10) 
As a result, the minimized overall speedup S1 for the single-
layer OPS (using ADAPTIVE scheduler) is given by 
)1)(())((1 −−
=
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=
= λδλ
λ
δ λ NT
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.    (11) 
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